Imagen Logo MCIU Imagen Logo CSIC Imagen Logo US
Imagen Logo IMSE Imagen Logo MAX

Projects. LLMWARS

Large Language Models for Workflow Automation and Reimagining Synthesis in Analog Design

Against the backdrop of transformative initiatives like the EU Chips Act and Spain’s PERTE Chip-- designed to secure Europe’s technological sovereignty and leadership in semiconductors-- the design of analog and radio-frequency (RF) integrated circuits (ICs) stands out as both a ubiquitous necessity and one of the field’s most intricate, strategic frontiers. Unlike digital circuits, where automation is highly advanced, analog/RF Electronic Design Automation (EDA) tools still rely on expert intuition, manual tuning, and iterative simulations. This limits productivity, especially as demand rises for analog/RF solutions in wireless communication, sensing, and medical technologies. Bridging this gap has become a vital research priority, with Artificial Intelligence (AI) and Machine Learning (ML) increasingly explored to augment traditional analog design.

Principal Investigator


Rafael Castro López  >

Project Details


  • Type: Research Project
  • Funding Body: CSIC
  • Reference: ILINK25003
  • Start date: 01/01/2026
  • End date: 31/12/2027
  • Funding: 29.499,70 €

Projects


SHARE