Noticias


Spin-off BiodAIverse

El investigador del IMSE Jorge Fernández Berni habla sobre BiodAIverse, un proyecto de spin-off en colaboración con la Estación Biológica de Doñana. Programa Zoom Net de RTVE.

Nombramiento IEEE-CASS
Nombramiento como miembro del Consejo de Gobierno de IEEE-CASS

El investigador del IMSE José Manuel de la Rosa ha sido elegido miembro ('Member-at-Large') del Consejo de Gobierno de IEEE Circuits and Systems Society (IEEE-CASS) para el periodo 2023-2025.

LEER MÁS

Proyecto HEART-FAIL VOLUM
El proyecto HEART-FAIL VOLUM recibe una financiación de 70.000 €

El proyecto HEART-FAIL VOLUM, en el que participan profesores de la Universidad de Sevilla e investigadores del IMSE-CNM, ha sido seleccionado como proyecto destacado dentro de la convocatoria de ayudas Validate de la Fundación La Caixa, recibiendo una financiación de 70.000 €.

LEER MÁS

Premio Workshop on STEM
Premio a la mejor presentación oral

Alejandro Casado, estudiante del Máster en Microelectrónica, ha obtenido uno de los premios a la mejor presentación oral en las IX Jornadas de I+D+i & 1st International Workshop on STEM, con el trabajo 'Desarrollo de setup experimental para la realización de cartografía EM en sistemas criptográficos'.

LEER MÁS

Proyecto SPIRS

Entrevista a la investigadora del IMSE Piedad Brox, Coordinadora del Proyecto.
SPIRS: Secure Platform for ICT Systems Rooted at the Silicon Manufacturing Process.

WEB SPIRS

Doctores Honoris Causa
Distinciones Doctor Honoris Causa

Los investigadores del IMSE Manuel Valencia Barrero, Ángel Barriga Barros y Santiago Sánchez Solano han sido galardonados con la distinción Doctor Honoris Causa por la Universidad Tecnológica de La Habana "José Antonio Echeverría" (CUJAE).

LEER MÁS

EVENTOS Y NOTICIAS ANTERIORES

Empleo y becas en el IMSE


Forma parte del
IMSE-CNM

Ofertas abiertas

LEER MÁS

Formación en el IMSE


- Doctorado
- Máster
- Grados
- Trabajos Fin de Grado
- Prácticas en Empresa

LEER MÁS

Publicaciones recientes


A Quantum-Resistant Face Template Protection Scheme using Kyber and Saber Public Key Encryption Algorithms
R. Roman, R. Arjona, P. Lopez-Gonzalez, I. Baturone, A. Bromme, N. Damer, M. Gomez-Barrero, K. Raja, C. Rathgeb, A.F. Sequeira, M. Todisco and A. Uhl
Conference · Conference of the Biometrics-Special-Interest-Group BIOSIG 2022
resumen     

Considered sensitive information by the ISO/IEC 24745, biometric data should be stored and used in a protected way. If not, privacy and security of end-users can be compromised. Also, the advent of quantum computers demands quantum-resistant solutions. This work proposes the use of Kyber and Saber public key encryption (PKE) algorithms together with homomorphic encryption (HE) in a face recognition system. Kyber and Saber, both based on lattice cryptography, were two finalists of the third round of NIST post-quantum cryptography standardization process. After the third round was completed, Kyber was selected as the PKE algorithm to be standardized. Experimental results show that recognition performance of the non-protected face recognition system is preserved with the protection, achieving smaller sizes of protected templates and keys, and shorter execution times than other HE schemes reported in literature that employ lattices. The parameter sets considered achieve security levels of 128, 192 and 256 bits.

Teaching based on proposed by students designs: a case study
C.J. Jimenez-Fernandez, C. Baena-Oliva, P. Parra-Fernandez, M. Valencia-Barrero, F.E. Potestad-Ordoñez, E. Tena-Sanchez and A. Gallardo-Soto
Conference · Congreso de Tecnología, Aprendizaje y Enseñanza de la Electrónica TAEE 2022
resumen     

Learning digital design at RT level is enhanced by practical, lab-based tasks. These tasks, if chosen appropriately, can be highly motivating. The fact that the proposal is attractive to students is an important incentive. Working with FPGAs and development boards is a very suitable tool for carrying out designs of varying complexity. This paper presents an experience developed in the Advanced Digital Design course (4th year of the Degree) consisting of a design on FPGA proposed by the students themselves based on some common specifications, such as the use of a matrix of 8x8 LEDs and that the design has to interact with some external element.

Methodology and comparison of evaluation methods in electronic laboratories
E. Tena-Sanchez, F.E. Potestad-Ordonez, J.I. Guerrero-Alonso, D.F. Larios-Marin and J. Luque-Rodriguez
Conference · Congreso de Tecnología, Aprendizaje y Enseñanza de la Electrónica TAEE 2022
resumen     

There are different methodologies for the evaluation of the experimental development of students in university technical schools. Specifically, in electronic laboratories, the evaluation of the acquired competencies is not a simple task due to the large number of factors involved. In this work, an evaluation methodology is proposed consisting of voluntary laboratory sessions and a final exam. On the other hand, this methodology is compared with the previous one consisting of compulsory laboratory sessions, the evaluation of theoretical studies prior to the laboratory session, and continuous evaluation through the submission of practical reports during each session. In addition to the objective data on the number of fail/pass, we will present the impressions of both students and teachers who applied this methodology, as well as the most significant changes observed both in the attitude of the students and in the workload of both students and teachers.

ICs tester design and its effect on application in electronics laboratories
F.E. Potestad-Ordonez, C.J. Jimenez-Fernandez, A. Gallardo-Soto, M. Valencia-Barrero, C. Baena-Oliva, P. Parra-Fernandez and E. Tena-Sanchez
Conference · Congreso de Tecnología, Aprendizaje y Enseñanza de la Electrónica TAEE 2022
resumen     

One of the best methods to help students assimilate the theoretical concepts about electronic circuits is to perform laboratory sessions with real components. Therefore, the use of integrated circuits in electronics laboratory sessions and exams is very common. Since the electronic training of the students is very different, it is frequent that the devices break and become useless after a bad connection or manipulation. This paper presents the design of an integrated circuit tester, specifically the 741 and 74LS00. The effect observed on the attitude of the students after using the device (functionality check performed with the student there), before the practical sessions and laboratory exams, will be presented, and the different impressions from the point of view of the teachers will be analyzed.

TODAS LAS PUBLICACIONES

Video institucional del IMSE


Qué hacemos en el IMSE


El área de especialización del Instituto es el diseño de circuitos integrados analógicos y de señal mixta en tecnología CMOS, así como su uso en diferentes contextos de aplicación tales como dispositivos biomédicos, comunicaciones inalámbricas, conversión de datos, sensores de visión inteligentes, ciberseguridad, computación neuromórfica y tecnología espacial.

La plantilla del IMSE-CNM está formada por unas cien personas, entre personal científico y de apoyo, que participan en el avance del conocimiento, la generación de diseños de alto nivel científico-técnico y la transferencia de tecnología.

LEER MÁS

Webs relacionadas con el IMSE


COMPARTIR