Consejo Superior de Investigaciones Científicas · Universidad de Sevilla
es    en
Pablo Sarazá Canflanca ha ganado la competición del congreso SMACD 2019, celebrado en Lausanne el pasado mes de Julio, por la contribución 'TiDeVa: A Toolbox for the Automated and Robust Analysis of Time-Dependent Variability at Transistor Level', en la que figuran como coautores J. Díaz Fortuny, R. Castro López, E. Roca, J. Martín Martínez, R. Rodríguez, M. Nafria y F.V. Fernández.
♦ Defensa de Tesis Doctoral
Circuit design for biomedical laboratories based on bioimpedance measurement.
Pablo Pérez García
15 Julio 2019
Bridging ICT and Medical Technologies for Smart Disease Diagnosis.
Myung Hoon Sunwoo, Ultra-small-sized Diagnostic and Smart Devices (uDSD) Research Center.
28 Junio 2019  ·  10:00h.
La empresa Digilent Inc, en colaboración con el Instituto de Microelectrónica de Sevilla y la Escuela Politécnica Superior de la Universidad de Sevilla va a impartir en el mes de junio los siguientes workshops.
- Accelerate real-time high definition video processing designs with Digilent Zybo Z7, a Zynq-7000 AP SoC Platform and Xilinx Vivado HLS.
- Hands-on experimentation using Digilent Analog Discovery 2. Complete analog & digital circuits in or out of the lab.
17 y 18 de Junio de 2019

Ofertas de empleo en el IMSE

El Mundo de los Chips

Oferta de servicios basados en el sistema automático de test ATE Agilent 93000

El IMSE en los medios

Tríptico informativo

El IMSE en Linkedin

El IMSE en Linkedin

El IMSE en Digital.CSIC

El IMSE en Digital.CSIC

Últimas publicaciones
Neuromorphic spiking neural networks and their memristor-CMOS hardware implementations  »
Inspired by biology, neuromorphic systems have been trying to emulate the human brain for decades, taking advantage of its massive parallelism and sparse information coding. Recently, several large-scale hardware projects have demonstrated the outstanding capabilities of this paradigm for applications related to sensory information processing. These systems allow for the implementation of massive neural networks with millions of neurons and billions of synapses. However, the realization of learning strategies in these systems consumes an important proportion of resources in terms of area and power. The recent development of nanoscale memristors that can be integrated with Complementary Metal-Oxide-Semiconductor (CMOS) technology opens a very promising solution to emulate the behavior of biological synapses. Therefore, hybrid memristor-CMOS approaches have been proposed to implement large-scale neural networks with learning capabilities, offering a scalable and lower-cost alternative to existing CMOS systems.

Journal Paper - Materials, vol. 12, no. 7, article number 2745, 2019 MDPI AG
DOI: 10.3390/ma12172745    ISSN: 1996-1944    » doi
L.A. Camuñas-Mesa, B. Linares-Barranco and T. Serrano-Gotarredona
Crypto anchors  »
Blockchain technology can increase visibility in supply-chain transactions and lead to more accurate tracing of goods as well as provide evidence of whether a product is authentic or not. A shared, distributed ledger or blockchain alone, however, does not guarantee correct and trustworthy supply-chain traceability. We argue that blockchain technology (and any other digital traceability solution) must be enhanced with methods to "anchor" physical objects into information technology, Internet-of-Things and blockchain systems. Only when trust from the digital domain is extended to the physical domain can the movement of goods be accurately traced (e.g., for callbacks and provenance) and product authenticity determined. In this paper, we introduce the concept of crypto anchors, propose a classification and system architecture, and give implementation examples for different use cases and industries.

Journal Paper - IBM Journal of Research and Development, vol. 63, no. 2-3, article number 4, 2019 IBM CORP
DOI: 10.1147/JRD.2019.2900651    ISSN: 0018-8646    » doi
V.S.K. Balagurusamy, C. Cabral, S. Coomaraswamy, E. Delamarche, D.N. Dillenberger, G. Dittmann, D. Friedman, O. Gokce, N. Hinds, J. Jelitto, A. Kind, A.D. Kumar, F. Libsch, J.W. Ligman, S. Munetoh, C. Narayanaswami, A. Narendra, A. Paidimarri, M.A. Prada-Delgado, J. Rayfield, C. Subramanian and R. Vaculin
Analysis of Linearity in FD-SOI Body-Input Voltage Controlled Ring Oscillators - Application to ADCs  »
This paper studies the use of the body terminal as control voltage of ring oscillators implemented in Fully Depleted Silicon on Insulator (FD-SOI) CMOS. This technology allows to increase the body factor with respect to conventional (bulk) processes, thus allowing a wider tuning range of the threshold voltage. This effect is exploited in this work to improve the linearity of Voltage-Controlled Ring Oscillators (VCROs) to be used as building blocks of Analog-to-Digital Converters (ADCs). An intuitive analysis of basic VCRO current-starved inverter cells is carried out in order to derive an approximate expression of the voltage-to-frequency characteristic. Electrical simulations in a 28-nm node are shown to get insight about the influence of main design parameters and applied to the design of VCRO-based Sigma-Delta (SD) ADCs up to the layout level, whose performance metrics demonstrate the benefits of the presented approach.

Conference - IEEE Midwest Symposium on Circuits and Systems MWSCAS 2019
J. Ahmadi-Farsani and J.M. de la Rosa
Synthesis of mm-Wave circuits using EM-simulated passive structure libraries  »
Millimeter-wave circuit design is extremely complex and time-consuming. One of the reasons is the dependence on electromagnetic simulators used to accurately predict the performance of the high amount of passive structures that compose such circuits. Also, achieving optimal performances is not trivial in the millimeter-wave regime. Although synthesis methodologies can aid the designer to achieve optimal circuit performances, the usage of electromagnetic simulators is prohibitive in such methodologies due to efficiency issues. In this work, a new synthesis methodology is presented where the accuracy of electromagnetic simulations can be included without losing efficiency.

Conference - Int. Conf. on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design SMACD 2019
F. Passos, E. Roca, R. Castro-Lopez, N. Horta and F.V. Fernandez
Experimental Characterization of Time-Dependent Variability in Ring Oscillators  »
Reliability in CMOS-based integrated circuits has always been a critical concern. In today′s ultra-scaled technologies, a time-varying kind of variability has raised that, on top of the well-known time-zero variability, threatens to shorten the lifetime of integrated circuits, both analog and digital. Effects like Bias Temperature Instability and Hot Carriers Injection need to be studied, characterized and modeled to include, and, thus, mitigate, their impact in the design of CMOS integrated circuits. This paper presents an array-based integrated circuit whose purpose is precisely that: to observe, quantify and characterize the impact of timedependent variability effects in a specific kind of circuits: Ring Oscillators.

Conference - Int. Conf. on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design SMACD 2019
J. Nuñez, E. Roca, R. Castro-Lopez, J. Martin-Martinez, R. Rodriguez, M. Nafria and F.V. Fernandez

Webs relacionadas con el IMSE
Cl Américo Vespucio, 28. Parque Científico y Tecnológico Cartuja, 41092, Sevilla. Teléfono: 954466666, Fax: 954466600
domingo, 22 de septiembre de 2019
Última actualización: 18.09.2019

© Copyright 2019 IMSE-CNM
Los contenidos de estas páginas web tienen solo carácter informativo. Los datos que aparecen pueden contener errores o no estar actualizados.
La información disponible, salvo indicación expresa en contrario, es susceptible de ser reutilizada total o parcialmente siempre que se cite la fuente de los documentos y su fecha de actualización.
En cualquier caso, este uso se regirá de acuerdo con lo legalmente dispuesto por el Consejo Superior de Investigaciones Científicas para publicarla en cualquier soporte o para utilizarla, distribuirla o incluirla en otros contextos accesibles a terceras personas.
Aviso legal web CSIC